

(12) UK Patent Application (19) GB (11) 2 422 464 (13) A

(43) Date of Printing by UK Office 26.07.2006

(21) Application No: 0606179.0

(22) Date of Filing: 28.06.2004

(30) Priority Data:
(31) 10676437 (32) 01.10.2003 (33) US

(86) International Application Data:
PCT/US2004/020721 En 28.06.2004

(87) International Publication Data:
WO2005/041024 En 06.05.2005

(71) Applicant(s):
Advanced Micro Devices, Inc
(Incorporated in USA - Delaware)
One AMD Place, Mail Stop 68, Sunnyvale,
California 94088-34,
United States of America

(continued on next page)

(51) INT CL:
G06F 9/38 (2006.01) G06F 12/08 (2006.01)


(52) UK CL (Edition X):
G4A AMC APV APX A24X

(56) Documents Cited by ISA:
IEEE Journal of Solid-State Circuits, Vol. 26, No. 11,
November 2001, pp. 1617-1627
Y. Chou et al., Proc. 27th International Symposium on
Computer Architecture, June 2000, IEEE COMP. SOC.,
US, pp. 270-281

(58) Field of Search by ISA:
INT CL G06F
Other:

(54) Abstract Title: **System and method for handling exceptional instructions in a trace cache based processor**

(57) A system may include an instruction cache (106), a trace cache (160) including a plurality of trace cache entries (162), and a trace generator (170) coupled to the instruction cache (106) and the trace cache (160). The trace generator (170) may be configured to receive a group of instructions output by the instruction cache (106) for storage in one of the plurality of trace cache entries (162). The trace generator (170) may be configured to detect an exceptional instruction within the group of instructions and to prevent the exceptional instruction from being stored in a same one of the plurality of trace cache entries (162) as any non-exceptional instruction.



GB 2422464 A continuation

(72) Inventor(s):

Mitchell Aisup
Gregory William Smaus
James K Pickett
Brian D McCinn
Michael A Filippa
Benjamin T Sander

(74) Agent and/or Address for Service:

Brookes Batchelor LLP
102-108 Clerkenwell Road, LONDON,
EC1M 5SA, United Kingdom